- 您现在的位置：买卖IC网 > Sheet目录1246 > SW-QUARTUS-SE-FIX (Altera)QUARTUS II ANNUAL SUBSCRIPTION
C HAPTER 3: S YNTHESIS
U SING Q UARTUS II V ERILOG HDL & VHDL I NTEGRATED S YNTHESIS
f
For Information About
Quartus II Verilog HDL and VHDL
Synthesis support
Refer To
“Quartus II Verilog HDL Support,”
“Quartus II VHDL Support,” and “Quartus II
Support for SystemVerilog 2005” in
Quartus II Help
third-party EDA tool, you need to use a hollow-body or black box file. When
you are instantiating megafunctions for Quartus II Analysis & Synthesis,
however, you can instantiate the megafunction directly without using a
black box file. For more information about instantiating megafunctions,
refer to “Instantiating Megafunctions in the Quartus II Software” on page 27
and “Instantiating Megafunctions in EDA Tools” on page 28 in Chapter 2,
“Design Entry.”
Analysis & Synthesis builds a single project database that integrates all the
design files in a design entity or project hierarchy. The Quartus II software
uses this database for the remainder of project processing. Other Compiler
modules update the database until it contains the fully optimized project. In
the beginning, the database contains only the original netlists; at the end, it
contains a fully optimized, fitted project, which is used to create one or more
files for timing simulation, timing analysis, and device programming.
As it creates the database, the analysis stage of Analysis & Synthesis
examines the logical completeness and consistency of the project, and checks
for boundary connectivity and syntax errors. Analysis & Synthesis also
synthesizes and performs technology mapping on the logic in the design
entity or project’s files. It infers flipflops, latches, and state machines from
Verilog HDL and VHDL. It creates state assignments for state machines and
makes choices that minimize resources usage.
Analysis & Synthesis uses several algorithms to minimize gate count,
remove redundant logic, and utilize the device architecture as efficiently as
possible. You can customize synthesis by using logic option assignments.
Analysis & Synthesis also applies logic synthesis techniques to help
implement timing requirements for a project and optimize the design to
meet these requirements. Quartus II logic options allow you to set attributes
without editing the source code. You can assign individual Quartus II logic
options in the Assignment Editor, and you can specify global Analysis &
Synthesis logic options for the project in the Analysis & Synthesis Settings
page of the Settings dialog box.
42
■
I NTRODUCTION TO THE Q UARTUS II S OFTWARE
A LTERA C ORPORATION
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
SW-QUARTUS-SE-FLT
SUBSCRIPTION FLOATALL REPL
SW006012
C COMPILER FOR DSPIC30F FAMILY
SW006013
C COMPILER MPLAB FOR DSPIC DSC
SW006015
C COMPILER MPLAB C32
SW300003-EVAL
LIBRARY SOFT MODEM-EVAL ONLY
SW300010-EVAL
SPEECH RECOG LIBRARY-EVAL ONLY
SW300040-EVAL
LIBRARY NOISE SUPPR-EVAL ONLY
SW300060-EVAL
LIBRARY ACOUSTIC ECHO-EVAL ONLY
相关代理商/技术参数
SW-QUARTUS-SE-FLT
功能描述:开发软件 FLOATING LICENSE FOR QUARTUS II
RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
SWR
制造商:RUBYCON 制造商全称:RUBYCON CORPORATION 功能描述:METALLIZED POLYESTER FILM CAPACITORS
SWR-1
制造商:Sunhayato 功能描述:
SWR100MD
功能描述:基准电压& 基准电流 Sine Wave Ref. Custom
RoHS:否 制造商:STMicroelectronics 产品:Voltage References 拓扑结构:Shunt References 参考类型:Programmable 输出电压:1.24 V to 18 V 初始准确度:0.25 % 平均温度系数（典型值）:100 PPM / C 串联 VREF - 输入电压（最大值）: 串联 VREF - 输入电压（最小值）: 分流电流（最大值）:60 mA 最大工作温度:+ 125 C 封装 / 箱体:SOT-23-3L 封装:Reel
SWR-10-12
制造商:Raxxess 功能描述:Wall Mount 10RU Hinged Rack with 12" Usable Depth
SWR1062/C
制造商:BRITOOL 功能描述:RING SPANNER CRANK SLOG 1 1/16AF
SWR1125
制造商:BRITOOL 功能描述:RING SPANNER FLAT SLOG 1 1/8AF
SWR1187
制造商:BRITOOL 功能描述:RING SPANNER FLAT SLOG 1 3/16AF